Effects of interface oxidation on the transport behavior of the two-dimensional-electron-gas in AlGaN/GaN heterostructures by plasma-enhanced-atomic-layer-deposited AlN passivation
Ionic liquid gating on atomic layer deposition passivated GaN: Ultra-high electron density induced high drain current and low contact resistance Herein, we report on achieving ultra-high electron density (exceeding 10 14 cm
À2
) in a GaN bulk material device by ionic liquid gating, through the application of atomic layer deposition (ALD) of Al 2 O 3 to passivate the GaN surface. Output characteristics demonstrate a maximum drain current of 1.47 A/mm, the highest reported among all bulk GaN field-effect transistors, with an on/off ratio of 10 5 at room temperature. An ultra-high electron density exceeding 10 14 cm À2 accumulated at the surface is confirmed via Hall-effect measurement and transfer length measurement. In addition to the ultra-high electron density, we also observe a reduction of the contact resistance due to the narrowing of the Schottky barrier width on the contacts. Taking advantage of the ALD surface passivation and ionic liquid gating technique, this work provides a route to study the field-effect and carrier transport properties of conventional semiconductors in unprecedented ultra-high charge density regions. Published by AIP Publishing. The quest for ultra-high carrier density systems has always been a hot topic in the electronic device and condensed matter physics areas, due to the fact that high carrier density can lead to high current density in semiconductor devices and can even induce exotic phase transitions such as superconductivity state at low temperatures.
1-6 Except for dopant diffusion and ion implantation, 7 the field-effect is widely used to modulate channel carrier density in electronic devices. 8 However, field-effect modulation through a solid state dielectric is severely limited by its low dielectric breakdown strength (usually several MV/cm), which limits 2D carrier density to approximately 10 13 cm -2
. The ionic liquid (IL) gating method can exceed this limit and induce an ultrahigh carrier density of 10 14 cm À2 in various materials, such as black phosphorus, graphene, oxide semiconductor ZnO, and InN. [9] [10] [11] [12] The ultra-high electron density is a result of the formation of strong dipoles at the IL and the material interface as shown in Fig. 1(a) . In general, the dipole layer is only several Å thick, resulting in the normalized gate capacitance being ten times higher than state-of-the-art high-k dielectric gate capacitance with nanometer equivalent oxide thickness. Such ultra-high carrier density of 10 14 cm À2 is hard to realize in the conventional metal-oxide-semiconductor field-effect transistors (MOSFETs), and thus, IL induced ultra-high carrier density can be potentially used for future high carrier density devices.
Many studies have already demonstrated semiconductor to metal or superconductor transitions through IL gating techniques. [1] [2] [3] [4] [5] [6] 9 The materials which are studied are either 2D materials, such as MoS 2 , WS 2 , and black phosphorus, which have no dangling bonds as traps at the surface to capture mobile charges, or they are oxides themselves, such as ZnO and KTaO 3 . Currently, only heavily doped narrow bandgap InN can realize an ultra-high density on the surface by the electrolyte gating method, partly due to the Fermilevel is aligned deeply inside the conduction band in InN. 12 For conventional semiconductors with Fermi-level aligned inside the bandgaps, only weak modulation of resistance, such as unpassivated GaAs and Si, was reported by IL gating. The obtained electron density is far lower than those in the 2D materials and oxides. 13, 14 In order to realize ultra-high carrier density accumulation on the surfaces of conventional semiconductors, it is crucial to effectively passivate the high density surface defects, i.e., dangling bonds, surface states, and traps. Atomic layer deposition (ALD) is widely used for surface cleaning and Author to whom correspondence should be addressed. Electronic mail: yep@purdue.edu passivation on III-V compound semiconductors. 15, 16 Although the huge excess of ions in the IL can also passivate the dangling bonds and surface defects, those captured electrons serve as an electric field screen layer to prevent the further accumulation of electrons in the channel. On the contrary, if those dangling bonds and surface defects are first passivated by ALD, the IL can induce much more mobile electrons in the channel which conduct the current. After a systematic study of ALD passivation of GaN surface, we have identified that an application of 4 cycles of tri-methyl-aluminum (TMA) and H 2 O with pulse times of 1.0 s and 1.2 s is optimal as shown in Fig. 1 (c) through electrical characterization. The purpose of longer pulse time compared with normal ALD pulse time is to make the substrate more uniformly exposed to the TMA within several ALD cycles. The number of ALD cycles must be optimized and cannot be too many; otherwise, the deposited Al 2 O 3 would limit the whole gate capacitance. Four cycles of ALD passivation correspond to a thickness of 3.6 Å Al 2 O 3 , which is less than one mono-layer of Al 2 O 3 . The ALD cycles here are used to passivate the surface defects of GaN rather than a real deposition of ALD Al 2 O 3 on GaN. As shown in Fig. 1 (b), 2 cycles of ALD are not enough for sufficient surface passivation and 6 cycles of ALD begin to deposit monolayer oxide. After ALD passivation, we fabricated electric-double-layer-transistors (EDLTs) on a slightly Si-doped GaN channel, realizing an accumulation of electron density exceeding 10 14 cm À2 on a conventional semiconductor GaN surface. Fig. 1(a) shows a schematic view of the nano-capacitor EDLT GaN device. The GaN substrate has 100 nm of epitaxial Si-doped GaN layer on top, with a carrier concentration of 5 Â 10 17 cm À3 followed by a 3 lm intrinsic GaN layer grown on a sapphire substrate. Device fabrication started with mesa isolation by Cl 2 /BCl 3 dry etching to a depth of 150 nm. Then, the ohmic contacts were formed by depositing Ti/Al/Au (15/60/50 nm) followed by a 775 C rapid thermal annealing (RTA) process in nitrogen atmosphere for 30 s. The gate pad was formed by depositing Ni/Au (30/50 nm) on the intrinsic GaN layer of the etched area, which was isolated from the channel. Without IL application, the contact resistance (R c ) and sheet resistance (R sh ) are 2.9 X mm and 5.4 kX/ٗ, respectively. After the device fabrication, the sample was transferred to an ASM F120 ALD system for Al 2 O 3 passivation with several cycles of tri-methyl-aluminum (TMA) and H 2 O at 300 C. Both standard FET and Hall-bar structures were fabricated. The FET devices have a gate width of 10 lm and length (L g ) of 0.3, 0.6, 1, 2, 4, 6, 10, 20, and 40 lm. Only the channel areas are conducting; device isolation is realized through dry etching away the 100 nm thick conducting n-GaN layer outside of the channel areas. After baking the IL at 90
C for 1 h under vacuum to remove moisture, a droplet of IL was applied to the sample, which covered the gate electrode and the channel area. The room temperature I-V measurement is carried out within 5-10 min of each device to avoid oxidation of the ions in the IL. All the room temperature I-V measurements were carried out under air atmosphere. The IL we used is N, N-Diethyl-Nmethyl-N-(2-methoxyethl)ammonium-bis(trifluoromethanesulfonyl)imide. The gate leakage current of the FET device is on the order of the 10 À6 A, as shown in Fig. 1(c) . The gate leakage not normalized with the gate pad area is due to uncertainty of the real coverage of IL on the gate pad. When the IL is frozen at low temperatures, the gate leakage current becomes negligible. the EDLT GaN devices without and with 4 cycles of ALD passivation. Compared to most 2D materials, GaN has a wider bandgap of 3.45 eV and higher breakdown electric field of 3 MV/cm. Thus, a higher V g is applicable to the device. The V g bias range is within the applicable window of this IL.
1, 11 The V g sweep mode is "quiet mode" with each bias holds for 0.2 s. Without ALD passivation, the EDLT GaN device with L g of 300 nm shows a fair electron accumulation at the surface, with a maximum drain to source current (I ds,max ) of 570 mA/mm and an on-resistance (R on ) of 5 X mm. The device cannot be fully depleted due to the poor interface between the IL and GaN. Without effective passivation, surface defects act as traps preventing the complete depletion of the GaN channel underneath the IL. In contrast, with 4-cycle ALD passivation, the same gate length device exhibits an I ds,max of 1.47 A/mm at V g ¼ 6 V and V ds ¼ 3 V, which is the highest reported among all GaN FETs based on GaN bulk channels, as shown in Table I . [17] [18] [19] 26 In addition to the highest I ds,max , this device shows a low R on of 1 X mm. We ascribe this high I ds and low R on to the ultra-high electron density induced at the IL-GaN interface. As shown in Fig. 2(c) , a clear on/off ratio of 10 5 at V ds ¼ 2 V is observed at room temperature of the device with ALD passivation, even with a total channel thickness of 100 nm. There is only a slight hysteresis in I-V curves of the ALD passivated device; on the contrary, the device without ALD passivation shows a large hysteresis indicating high density of the surface traps. By differentiating the I ds versus V gs curve, we obtain a peak transconductance of 245 mS/mm at V gs ¼ 2 V. For more than forty devices with optimal ALD passivation and various L g , we measured I ds -V ds and I ds -V gs curves. All of them show a good electrostatic control by IL gating. Scaling metrics of I ds versus 1/L g are plotted in Fig. 2(d) . The error-bar is obtained from the standard deviation of four devices. The scaling behavior fits well for long channel devices (1 to 40 lm), inversely proportional to L g . I ds begins to slowly saturate as L g is reduced below 600 nm. This scaling behavior is similar to that of conventional Si or III-V MOSFETs. 20 The R sh and R c for different V gs can also be determined from transfer length measurement (TLM). By linearly fitting each total resistance, which is extracted from the linear part of I ds -V ds , the intercept at L g ¼ 0 gives twice R c and the slope of the curve gives R sh . 21 As shown in Fig. 3 (a) for different V gs , R sh is reduced by 50 times to 118 X/ٗ compared to 5.4 kX/ٗ without IL gating. The 2D electron density (n s ) can be calculated by n s ¼ ) at V g ¼ 4 V is used as the field-effect mobility to roughly extract the electron density from the TLM measurement. The reason why we could not perform Hall measurement at V g ¼ 5 and 6 V is that at such high V g , the gate leakage current ($lA) becomes comparable to the Hall measurement injection current, making the Hall measurement inaccurate. The approach is an acceptable estimation, because the electron mobility becomes saturated under ultra-high electron density conditions. 22 (3) At low-temperature range, when IL is frozen with very low gate leakage current, we performed the Hall measurement to determine the electron density and Hall mobility at V g ¼ 6 V as usual. The n s is found to be almost linearly proportional to V gs as shown in Fig. 3(b) . An ultra-high electron density of 1.6 Â 10 14 cm À2 is achieved on the GaN surface. Furthermore, the capacitance of the EDLT induced nano-capacitor can be derived from C IL ¼ dðn s ÂqÞ dV GS
. It is estimated to be 4.5 lF/cm 2 . This value is much higher than those seen in the conventional MOSFETs with solid state gate dielectrics. R sh , I ds , and R c were also used to optimize the ALD passivation as described before in Fig. 1(c) .
An interesting observation is that R c is reduced by positive V g as can be seen in Fig. 4(a) . Without the IL on top or at zero bias, R c is $2.9 X mm. It is reduced by nearly an order of magnitude to 0.3 X mm when V g ¼ 6 V. The mechanism behind this reduction is proposed here . Figs. 4(b) and 4(c) show a schematic view of band diagrams under low V ds conditions for source-semiconductor-drain junctions without and with IL gating, respectively. When a positive V g is applied to the IL, more electrons populate in the channel, pulling down the conduction band and increasing the channel doping. Therefore, the Schottky barrier width at the contacts narrows. This significantly enhances electron tunneling current at the contacts and thus reduces R c . 23 Similar phenomenon of R c reduction is also observed by the chloride doping and IL gating on MoS 2 . 24, 25 To make a good ohmic contact on GaN is a challenge, due to its wide bandgap and Fermi level pinning near the mid-gap. nþþ GaN contact region regrowth or heavily Si-doped GaN is usually implemented. 26, 27 This work provides an alternative way to modulate R c using IL gating.
IL gating research is typically motivated by a desire to realize ultra-high carrier densities or to study phase transition phenomena at low temperatures. We also fabricated Hall bar geometry devices and characterized them at cryogenic temperatures. The Hall bar and gate pad configuration are shown in Fig. 5(a) . The IL gated GaN Hall bar devices are cooled by first applying a V g of 3.0, 4.0, 5.5, and 6.0 V at 240 K and then maintaining constant V g until sub-150 K to ensure the IL is totally frozen. The glass transition temperature of this IL is 175 K as shown in Fig. 1(d) . The normalized longitudinal resistance (R xx ) is monitored until 1.6 K. Fig. 5(b) shows the R sh as a function of temperature (T) for different V g conditions. Unfortunately, we did not observe any superconducting state even when we pushed V g to 7 V and cooled down to 300 mK as shown in Figure 5(c) . At the base temperature of 300 mK, Hall measurement conclusively determines n s ¼ 1.2 Â 10 14 cm À2 and l ¼ 240 cm 2 V À1 s À1 at V g ¼ 7 V. We also carried out temperature dependent Hall measurements to obtain n s and l for different V g . It was found that n s reaches 1.5 Â 10 14 cm À2 at T ¼ 16 K and V g ¼ 6 V. The n s is found to decrease when T is lower than 16 K. This might indicate that electron density is still not high enough to observe any correlated electronic states at such low temperature range.
In summary, we have investigated IL gating on ALD passivated GaN field-effect transistors and Hall-bar devices under different V g conditions. We find that 4 cycles of ALD TMA and H 2 O process can effectively passivate GaN surfaces, which allows us to obtain ultra-high electron densities and the highest I ds among all bulk GaN FETs. R sh , R c , and n s at various V g are determined. Both room temperature and low temperature characteristics reveal ultra-high electron density exceeding 10 14 cm À2 at the device surface, achieved on a conventional semiconductor GaN with the potential to explore their correlated physics phenomena in the material systems with much higher transport mobility.
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